0xrsydn/gameboy-rust
1
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

feat(audio): implement PSG pulse channel 2

Browse source
This commit is contained in:
0xrsydn 2026-10-07 02:30:16 +07:00
commit aee3621513
15 changed files with 457 additions and 89 deletions
Download patch file Download diff file Expand all files Collapse all files

25
docs/research/emerald-reset.md
View file

@ -10,7 +10,7 @@ No ROM bytes, extracted code, or assets were added to the repository.
## General correction
The reset correction introduced bounded sound and [disconnected serial](../hardware/serial.md) initialization models.
The [sound model](../hardware/audio.md) now also supports Direct Sound, bounded FIFO DMA, and nominal pulse channel 1 playback.
The [sound model](../hardware/audio.md) now also supports Direct Sound, bounded FIFO DMA, and both nominal pulse channels.
The BIOS performs reset through original ARM stores against that model.
Bit 5 selects general-purpose input pins and clears supported serial reset registers.
Bit 6 disables sound, resets FIFO queues, clears mixing configuration and accessible wave RAM, and sets the functional bias default.
@ -31,18 +31,18 @@ direnv exec . cargo run --locked --release -- --rom roms/pokemon-emerald.gba --w
The earlier reset-only implementation stopped at master sound enable (`0x04000084`, PC `0x082e0518`).
The Direct Sound increment then reached a PSG channel 1 trigger (`0x04000065`, PC `0x082e03bc`).
After implementing channel 1, both runs pass that trigger and stop at channel 2:
Channel 1 support reached the channel 2 trigger (`0x0400006d`, PC `0x082e03c0`).
With both pulse channels implemented, both runs now stop at noise channel 4:
```text
Steps: 321161; instructions: 320649; IRQ entries: 0; DMA units: 512; HALT idle: 0
Nominal cycles: 1038742
PC=0x082e03c0
unsupported PSG channel trigger (synthesis not implemented): write 0x80 at 0x0400006d
Steps: 321163; instructions: 320651; IRQ entries: 0; DMA units: 512; HALT idle: 0
Nominal cycles: 1038746
PC=0x082e03c4
unsupported PSG channel trigger (synthesis not implemented): write 0x80 at 0x0400007d
```
The native run captures three startup frames. Audio-device behavior is validated by original tests, not by audible game output.
The native run captures startup frames before this diagnostic. These are not evidence of a working title screen or gameplay.
The native run captures three startup frames. These do not establish a working title screen or gameplay.
Audio-device behavior is validated by original tests, not by audible game output.
The window run does not reach its requested frame limit and correctly exits with failure.
Terminal execution is also diagnostic, not a compatibility pass.
Results apply to this local file; no cartridge revision or checksum was inferred from its filename.
@ -53,9 +53,10 @@ Workspace debug/release tests, strict Clippy, public ARM/Thumb/memory/BIOS check
Native ROM-window tests and graphics smoke modes pass on Darwin arm64.
The pinned Pong debug/release reports match.
The next observed startup requirement is PSG pulse channel 2, which has no sweep unit.
Channel 1 now has nominal waveform, length, envelope, sweep, and stereo mixing behavior.
Direct Sound has FIFO clocks and nominal DMA requests. Both use the instantaneous digital-level inspection interface.
The next observed startup requirement is noise channel 4. Wave channel 3 is also still missing.
Both pulse channels now have independent nominal waveform, length, envelope, status, and stereo mixing behavior.
Sweep applies only to channel 1. The two pulses share the sequencer without sharing their channel state.
Direct Sound has FIFO clocks and nominal DMA requests. All supported channels use the instantaneous digital-level inspection interface.
A continuous sample stream and desktop output are still missing. Do not treat digital-level tests as audible-game validation.
Do not suppress the PSG trigger diagnostic without implementing the requested device behavior.
Cartridge saves remain a separate required feature. SRAM alone will not support Emerald's Flash save protocol.