fix(memory): return the Game Pak address pattern beyond the ROM chip
CPU and DMA reads past the supplied image returned Unmapped and stopped the machine; a second game's boot code reads 0x09fe20f8 past a 16 MiB image. The Game Pak shares data lines with the low address lines, so where no chip drives the bus a read returns the halfword address, (A >> 1) & 0xffff, per lane (GBATEK; mGBA uses the same pattern). The chip is the image size rounded up to a power of two. Bytes between a trimmed image's end and that boundary are unknown and stay diagnostic, as do host reads and instruction fetches. Two truncation fixtures move into that gap. Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01HhfHfHEuzv2AUTd6erW1gU
This commit is contained in:
parent
32eaffa0fe
commit
4e4dde742d
11 changed files with 120 additions and 11 deletions
84
crates/gba-core/tests/rom_bus.rs
Normal file
84
crates/gba-core/tests/rom_bus.rs
Normal file
|
|
@ -0,0 +1,84 @@
|
|||
//! Original Game Pak ROM reads beyond the supplied image; no game assets.
|
||||
use gba_core::{
|
||||
cpu::{Cpu, CpuError},
|
||||
dma::DMA_BASE,
|
||||
machine::{Machine, MachineError, StepKind},
|
||||
memory::{Memory, MemoryError, ROM_START},
|
||||
};
|
||||
|
||||
fn words(values: &[u32]) -> Vec<u8> {
|
||||
values
|
||||
.iter()
|
||||
.flat_map(|value| value.to_le_bytes())
|
||||
.collect()
|
||||
}
|
||||
|
||||
/// LDR r0,=address; then `load`; then loop. The image is 16 bytes, a whole chip.
|
||||
fn load(address: u32, load: u32) -> Machine {
|
||||
let mut bus = Memory::new(words(&[0xe59f_0004, load, 0xeaff_fffe, address])).unwrap();
|
||||
let mut cpu = Cpu::new(ROM_START);
|
||||
cpu.step(&mut bus).unwrap();
|
||||
Machine::new(cpu, bus)
|
||||
}
|
||||
|
||||
#[test]
|
||||
fn cpu_reads_beyond_the_chip_return_the_halfword_address_in_every_rom_window() {
|
||||
for (address, instruction, expected) in [
|
||||
(0x0800_1234, 0xe590_1000, 0x091b_091a), // LDR: two halfword addresses.
|
||||
(0x09fe_20f8, 0xe1d0_10b0, 0x107c), // LDRH: past a 16 MiB image.
|
||||
(0x0800_1235, 0xe5d0_1000, 0x09), // LDRB of the high lane.
|
||||
(0x0a00_1234, 0xe590_1000, 0x091b_091a), // Wait-state 1 window.
|
||||
(0x0c00_1234, 0xe590_1000, 0x091b_091a), // Wait-state 2 window.
|
||||
] {
|
||||
let mut machine = load(address, instruction);
|
||||
assert_eq!(machine.step().unwrap(), StepKind::Instruction);
|
||||
assert_eq!(machine.cpu().registers()[1], expected, "{address:#010x}");
|
||||
}
|
||||
}
|
||||
|
||||
#[test]
|
||||
fn unknown_bytes_of_a_trimmed_image_stay_diagnostic() {
|
||||
// A 12-byte image occupies a 16-byte chip: offset 12 is unknown, offset 16 is not.
|
||||
for (target, expected) in [
|
||||
(ROM_START + 12, Err(MemoryError::Unmapped(ROM_START + 12))),
|
||||
(ROM_START + 16, Ok(0x0009_0008)),
|
||||
] {
|
||||
// LDR r0,[pc,#0] (the literal at offset 8); LDR r1,[r0]; literal.
|
||||
let mut bus = Memory::new(words(&[0xe59f_0000, 0xe590_1000, target])).unwrap();
|
||||
let mut cpu = Cpu::new(ROM_START);
|
||||
cpu.step(&mut bus).unwrap();
|
||||
let before = cpu.clone();
|
||||
match expected {
|
||||
Ok(value) => {
|
||||
cpu.step(&mut bus).unwrap();
|
||||
assert_eq!(cpu.registers()[1], value);
|
||||
}
|
||||
Err(error) => {
|
||||
assert_eq!(cpu.step(&mut bus), Err(CpuError::Memory(error)));
|
||||
assert_eq!(cpu, before);
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
#[test]
|
||||
fn host_reads_and_instruction_fetches_beyond_the_chip_stay_strict() {
|
||||
let bus = Memory::new(words(&[0xeaff_fffe])).unwrap();
|
||||
assert_eq!(
|
||||
bus.read16(ROM_START + 4),
|
||||
Err(MemoryError::Unmapped(ROM_START + 4))
|
||||
);
|
||||
let mut machine = Machine::new(Cpu::new(ROM_START + 0x100), bus);
|
||||
assert!(matches!(machine.step(), Err(MachineError::Cpu(_))));
|
||||
}
|
||||
|
||||
#[test]
|
||||
fn dma_reads_beyond_the_chip_return_the_halfword_address() {
|
||||
let mut bus = Memory::new(words(&[0xeaff_fffe])).unwrap();
|
||||
bus.write32(DMA_BASE + 0x24, 0x0800_1234).unwrap(); // DMA3 source
|
||||
bus.write32(DMA_BASE + 0x28, 0x0300_0000).unwrap(); // DMA3 destination
|
||||
bus.write32(DMA_BASE + 0x2c, 0x8400_0001).unwrap(); // One word, immediate
|
||||
let mut machine = Machine::new(Cpu::new(ROM_START), bus);
|
||||
assert_eq!(machine.step().unwrap(), StepKind::Dma { channel: 3 });
|
||||
assert_eq!(machine.memory().read32(0x0300_0000).unwrap(), 0x091b_091a);
|
||||
}
|
||||
Loading…
Add table
Add a link
Reference in a new issue